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Abstract
Kondrath, Nisha. Ph.D., Engineering Ph.D. Program, Wright State University,
2010. Relative Stability of the Inner-Current Loop in Peak Current-Mode Controlled
PWM DC-DC Converters in CCM.
Current-mode control is a commonly adopted method of regulation for pulse-width
modulated (PWM) dc-dc power converters in industry, but is not well understood.
The advantages of current-mode control over the voltage-mode control include inher-
ent overload and short circuit protection, faster response, line-noise rejection, and
multiple converter paralleling. Current-mode controlled system consists of (1) an
inner-current loop and (2) an outer-voltage loop, which sets the reference voltage to
the inner loop. To ensure stable operation of the multi-loop converter, all the se-
quential loops in the circuit should be stable with sufficient degree of stability. The
research in this dissertation is focused on the relative stability of the inner-current
loop in peak current-mode (PCM) controlled PWM dc-dc converters operating in
CCM.
The operating principle of peak current-mode control is presented. The inner-
current loop dynamics of a peak current-mode controlled dc-dc converter is investi-
gated using perturbation theory. Considering its mixed-signal (analog and digital)
behavior, the current loop is modeled using sample-and-hold theory. Taking the dis-
crete nature of the inner-current loop into account, a closed-loop transfer function for
the current loop is derived in z-domain and an equivalent-hold approximation is used
to derive an approximate closed-loop transfer function in the continuous s-domain
using modified Padé approximation. A general expression for the loop gain of the
inner-loop, independent of the converter topology, is derived. Using the loop gain, a
measure of relative stability of the inner loop is developed. Expressions for amount
of slope compensation required at maximum duty cycle, for the inner loop to be
iii
marginally stable and to achieve a specified margin of stability, are derived. Also,
expressions for maximum duty cycle at a given amount of slope compensation, for the
inner loop to be marginally stable and to obtain a specified margin of stability, are
derived. The control current expressions for the inner loop of peak current-mode con-
trolled converters without and with slope compensation are derived. A procedure to
design the inner-current loop is developed. Saber Sketch simulation and experimental
results are presented to validate the presented theory.
The dynamic behavior of the inner-current loop of peak current-mode controlled
PWM dc-dc buck converter operating in CCM is analyzed. The critical path power
stage transfer functions, the relevant inner-current loop transfer functions, and the
control-to-output transfer function of peak current-mode controlled PWM dc-dc buck
converter operating in CCM are derived. The presented model is validated using
experimental Bode plots.
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1 Introduction
1.1 Background
Current-mode control is a commonly adopted method of regulation for pulse-width
modulated (PWM) dc-dc converters, but not well studied or understood. The advan-
tages of current-mode control over the voltage-mode control includes better overload
and short circuit protection, multiple converter paralleling, line-noise rejection, and
design flexibility [1]-[33]. There are different types of current-mode control tech-
niques available such as constant-frequency control and variable-frequency control.
The constant-frequency current-mode control includes peak current-mode control, val-
ley current-mode control, and average current-mode control. The variable-frequency
current-mode control includes constant on-time control and constant off-time control.
This work analyzes the behavior of constant frequency peak current-mode controlled
PWM dc-dc converters operating in continuous-conduction mode (CCM).
Current-mode controlled converters consist of two loops: an inner-current loop and
an outer-voltage loop. The inner-current loop directly controls the inductor current,
which is a function of the output current in dc-dc converters, and supplies the duty
cycle of the converter. Therefore, the inner-loop indirectly controls the output voltage.
The outer-voltage loop directly controls the output voltage and supplies the required
control voltage for the inner-current loop. This research focuses on the analysis of
the inner-current loop of peak current-mode controlled dc-dc converters. The inner-
current loop usually consists of a sense resistor, a comparator, and a R-S flip-flop.
A current transformer or a current probe could be used instead of a sense resistor
[42]-[43].
For a system to be stable, it is necessary to have all the successive loops be stable
[7]. To ensure a stable operation of the system, each successive loop should be stable
with sufficient degree of stability. Therefore, in a current-mode controlled system, it
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has to be ensured that the inner-current loop is stable with sufficient margin from
the boundary. Several different approaches to modeling current-mode control are
available in the literature [12], [18], [19], [28]. It has been proposed that current-
mode control transforms the power stage into a current source which supplies the
load [7], [19]. Also, it is believed that the power stage reduces into an inductor, even
though it is only true in the high-frequency range. The sample and hold modeling
of the inner-current loop was first presented in [11] and had used discrete domain
transfer functions to model the current-mode control. Using equivalent hold modeling
proposed in [11], two different models for the inner-current loop were introduced in
[12] and [19].
The inner-current loop model presented in [12] is shown in Fig. 1.1. Fm is the
modulator gain, kf and kr are the feed-forward gains, von and voff are the voltages
across the inductor when the MOSFET is on and off, respectively, Ri is the sense
resistance, and He(s) represents the sample and hold part. He(s) is dependent on
the first-order power stage transfer function Fi(s) =
il(s)
d(s)
, which is only valid in the
high-frequency range. Also, the power stage transfer function Fi(s) is a function of
Ri, the sense resistor. An unified modeling of current-mode controlled converters
independent of converter topology was done in [19] by introducing new unified input
quantities voff and ion. Therefore, the realization of the circuitry compatible with
the model is harder. Though a stability parameter Qs is presented, the paper failed
to present any measures of relative stability of the system.
Yet another structure for the inner-current loop was presented in [28], which is
adopted in this research. The work in this paper has presented the relationship
of perturbations in inductor current at the beginning and at the end of a cycle,
a =
∆il(k+1)
∆il(k)
, to the phase margin PM . But, a is an invisible parameter (not a physical
quantity) compared to a design parameter. A measure of relative stability of the inner
loop in terms of design parameters is missing. Some of the recent literatures in the
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Figure 1.2: Inner-current loop structure proposed in [19].
subject deals with the modeling of average-input current-mode controlled converter
[23]. The authors have adopted the approaches presented in [12] and [19] to model
the average current-mode control. [30] presented the minimum value of compensating
slope required by the inner-loop of current-mode controlled converters to be stable.
But any measure of margin of stability seems to be absent.
As already mentioned, to ensure a stable operation of the current-mode controlled
converter, each successive loop should be stable with sufficient degree of stability. Any
measure of relative stability of the inner loop is absent in the literature thus far. This
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research analyzes the relative stability of the inner-current loop of peak current-mode
controlled converters. Also, a design procedure for the inner-current loop design to
achieve a specified stability margin is absent in the literature. The design of the inner
loop consists of three steps:
1. Determination of the required amount of slope compensation, if needed.
2. Calculation of the required control current range to supply the required range
of duty cycle.
3. Selection of the value of the sense resistor.
The value of required compensation slope depends on the required margin of stability
as well as the maximum duty cycle specified by the converter power stage. The range
of control current should be known to select appropriate value of the sense resistance
in order to avoid saturation of the op-amp in the outer loop compensator as well as
to ensure proper operation of the comparator. Since, the control voltage (voltage
equivalent to the control current scaled by the factor of sense resistance value) is
supplied by the outer-voltage loop, the range of control voltage should be known for
the control circuit design in the outer loop. The subject of control current for the
inner-current loop of current-mode control scheme has not been well studied in the
literature so far. The control-to-output transfer function of the inner loop is also
required to design the outer loop as it is the plant transfer function for the outer
loop.
In Chapter 2, the principle of peak current-mode operation is discussed. Using
perturbation theory, the stability of the inner loop is analyzed. Considering the inner-
current loop dynamics, sample-and-hold modeling is used to model the inner loop.
The closed-loop control voltage-to-inductor current transfer function is derived in
s-domain using modified Padé approximation. Chapter 3 presents a converter inde-
pendent expression for loop gain of the inner-current loop. Chapters 4 and 5 present
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the boundary between the stable and unstable operations, measure of relative stabil-
ity, expressions for required slope compensation at a specified margin of stability, and
expressions for control current for buck, boost, and buck-boost converters along with a
design example for a peak current-mode controlled buck converter with inner-current
loop only. The dynamic behavior of the peak current-mode controlled buck converter
is presented in Chapter 6. The critical path power stage transfer functions, relevant
inner-current loop transfer functions, and control-to-output transfer function of the
buck converter are presented. Chapter 7 presents the summary and contributions of
this research.
1.2 Objectives
The objectives of this research are:
1. To analyze the inner-current loop dynamics.
2. To derive a general expression for the loop gain of the inner-current loop, inde-
pendent of the converter topology.
3. To determine the boundary between the stable and unstable regions of operation
for the inner loop.
4. To derive an expression for the required slope compensation to achieve a spec-
ified margin of stability.
5. To derive expressions for control current for the inner loop of peak current-mode
controlled dc-dc converters without and with slope compensation.
6. To analyze the dynamic behavior of the inner loop and to present relevant
inner-current loop transfer functions.
7. To derive the control-to-output transfer function of the inner loop.
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8. To validate the presented theories using Saber Sketch simulations and experi-
mentation.
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2 Peak Current-Mode Control
2.1 Principle of Operation
A peak current-mode controlled dc-dc converters consist of two loops: (a) an inner-
current loop and (b) an outer-voltage loop. The inner-current loop directly controls
the inductor current, which is a function of the load current for PWM dc-dc con-
verters. Therefore, the inner-current loop indirectly controls the output voltage. The
outer-voltage loop directly controls the output voltage and supplies the control volt-
age to the inner-current loop. A PWM dc-dc buck converter with peak current-mode
control is shown in Fig. 2.1. The following analysis concentrates on the inner-current
loop operation in peak current-mode controlled PWM dc-dc converters operating in
continuous conduction mode (CCM).
The inner-current loop consists of a sense resistor Rs, a comparator, and a R-S flip-
flop. The relevant waveforms to illustrate the principle of peak current-mode control
is shown in Fig. 2.2. A clock signal vCLK with a switching frequency fs is supplied to
the set terminal of the R-S flip-flop, which sets the flip-flop output vQ high, turning
the MOSFET on. As the MOSFET conducts, the inductor current increases with a
constant slope. The sensed inductor current RsiL is compared with a control voltage
vC = RsiC using the comparator, where iL and iC are the inductor current and the
control current. The sensed inductor current is supplied to the non-inverting input
and the control voltage is supplied to the inverting input of the comparator. When
the sensed inductor current reaches the value of the control voltage, the output of
the comparator goes high which in turn resets the R-S flip-flop output vQ to low,
which turns the MOSFET off. Now, the current in the inductor begin to decrease
with a constant slope. Thus, the output pulse from the flip-flop sets the duty cycle
dT = D + d of the converter, where D is the steady-state duty cycle and d is the
small-signal component.
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Figure 2.1: PWM dc-dc buck converter with peak current-mode control.
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Figure 2.2: Relevant waveforms in the inner-current loop of peak current-mode con-
trolled PWM dc-dc converter.
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Thus, the turn-on of the MOSFET is decided by the clock signal which initiates the
switching cycle at a constant frequency. The turn-off of the MOSFET is determined
by the the level of control voltage and the intersection points of the peak value of
sensed inductor current and the control voltage. Therefore, the duty ratio depends on
the value of the control voltage as well as the time required by the peak value of the
sensed inductor current to reach the control voltage. The inner-current loop consists
of both analog (e.g. RsiL, vC) and discrete (e.g. dT ) signals. Therefore, current-mode
controlled systems are true mixed-mode systems.
Depending on the required range of operating duty cycle, there are two different
types of peak current-mode control available (a) without slope compensation and
(b) with slope compensation. In the following sections, perturbation theory will be
used for modeling and stability analysis of the peak-current mode controlled PWM
dc-dc converters. It is assumed that the input and output voltages, VI and VO, of
the converters remain constant. Thus, the inductor current on-slope M1 and off-slope
M2, which are dependent on the input and output voltages, remain constant.
2.2 Perturbation Ratio and Perturbation Coefficient
Fig. 2.3 shows the steady-state and perturbed inductor current waveforms in a peak
current-mode controlled dc-dc converter. Let ∆iL0 be the perturbation to the inductor
current at t = 0. ∆iL1 and ∆iL2 are the resultant perturbations at the end of the
first cycle and at the end of the second cycle, respectively.
Let a be the perturbation ratio, defined as the ratio of the perturbation at the end
of the nth cycle to that at the beginning of the nth cycle, i.e.,
a =
|∆iLn|
|∆iL(n−1)|
. (2.1)
Let an be the perturbation coefficient, defined as the ratio of the perturbation at the
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end of n cycle to that at the beginning of the first cycle, i.e.,
an =
|∆iLn|
|∆iL0|
=
∆iL1
∆iL0
∆iL2
∆iL1
. . .
∆iLn
∆iL(n−1)
= an. (2.2)
2.2.1 Stability Analysis
Using perturbation theory:
• For a stable system, the perturbed waveform converges to the steady-state wave-
form after n cycles. Therefore, for a stable inner-current loop,
lim
n→∞
an = lim
n→∞
|∆iLn|
|∆iL0|
= lim
n→∞
an = 0 (2.3)
which results in
a < 1. (2.4)
• For a marginally stable system, the perturbation at the end of n cycles remains
the same as that at the beginning of the cycle. Therefore, for a marginally
stable inner-current loop,
lim
n→∞
an = lim
n→∞
|∆iLn|
|∆iL0|
= lim
n→∞
an = 1 (2.5)
which results in
a = 1. (2.6)
• For an unstable system, the perturbed waveform diverges away from the steady-
state waveform. Therefore, for an unstable inner-current loop,
lim
n→∞
an = lim
n→∞
|∆iLn|
|∆iL0|
= lim
n→∞
an > 1 (2.7)
which results in
a > 1. (2.8)
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The steady-state and perturbed inductor current waveforms as well as the small-
signal inductor current waveforms for stable, marginally stable, and unstable inner-
current loop are shown in Figs. 2.3(a), (b), and (c), respectively. In the following
sections, the perturbation factor will be used to develop the general theory for the
stability of the inner-current loop of peak current-mode controlled PWM dc-dc con-
verters.
2.2.2 Current-Mode Control Without Slope Compensation
Fig. 2.4 shows the control current and the inductor current waveforms at steady state
and after a perturbation of ∆iL0 to the inductor current at the beginning of the cycle
for peak current-mode control without slope compensation. ∆iL1 is the resultant
perturbation at the end of the cycle. Let M1 and M2 be the on-slope and the off-
slope of the inductor current, respectively. Also, D and Ts =
1
fs
are the duty cycle
and the period of operation for the converter, respectively.
Using the geometry in Fig. 2.4,
M1 = tan α =
∆iL
DTs
=
AC
∆tk
, (2.9)
which gives
AC = ∆iL0 = M1∆tk =
∆iL
DTs
∆tk. (2.10)
Also,
M2 = tan β =
∆iL
(1 − D)Ts
=
AB
∆tk
, (2.11)
which gives
AB = ∆iL1 = M2∆tk =
∆iL
(1 − D)Ts
∆tk. (2.12)
Therefore, using (2.10) and (2.12), the perturbation ratio a is obtained as
a =
∆iL1
∆iL0
=
AB
AC
=
M2
M1
=
D
1 − D. (2.13)
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Figure 2.3: Steady-state (solid line) and perturbed (dashed line) inductor current
waveforms. (a) Stable system, a < 1. (b) Marginally stable system, a = 1. (c)
Unstable system, a > 1.
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Using (2.2) and (2.13), the perturbation coefficient an is
an =
∆iLn
∆iL0
= an =
(
M2
M1
)n
=
(
D
1 − D
)n
, (2.14)
which is a geometric progression with a common ratio of D
1−D
.
2.2.3 Current-Mode Control With Slope Compensation
The steady-state and perturbed waveforms of the inductor current as well as the
control current waveform with a compensating ramp are shown in Fig. 2.5. Let M1,
M2, and M3 be the on-slope of the inductor current, the off-slope of the inductor
current, and the compensation slope added to the control current, respectively. Also,
∆iL0 and ∆iL1 are the perturbations in the inductor current at the beginning and at
the end of the cycle, respectively. As seen from the figure, by adding the compensation
slope, the intersection point between the inductor current and the control current as
well as the resultant value of duty cycle is changed. From Fig. 2.5,
M1 = tanα =
BD
∆tk
, (2.15)
M2 = tanβ =
AC
∆tk
, (2.16)
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and
M3 = tan γ =
AB
∆tk
, (2.17)
which gives
BD = M1∆tk, AC = M2∆tk, and AB = M3∆tk. (2.18)
Also,
∆iL0 = AD = AB + BD = (M1 + M3)∆tk (2.19)
and
∆iL1 = BC = AC − AB = (M2 − M3)∆tk. (2.20)
Therefore, the perturbation ratio
a =
∆iL1
∆iL0
=
BC
AD
=
M2 − M3
M1 + M3
=
M2
M1
− M3
M1
1 + M3
M1
=
D
1−D
− M3
M1
1 + M3
M1
(2.21)
is a function of duty cycle and slope compensation.
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2.3 Analysis of Inner-Current Loop Dynamics
A peak current-mode controlled PWM dc-dc buck converter with the inner-current
loop only is shown in Fig. 2.6. The figure shows the analog and discrete components
in the system. Therefore, the inner-current loop of the peak current-mode controlled
dc-dc converters are true mixed-signal systems.
Fig. 2.7 shows steady-state (solid-line) and perturbed (dashed-line) waveforms
of the inductor current iL, control current iC for current-mode control with slope
compensation iC − iA, and exact (il) and approximate (i0l ) waveforms of small-signal
inductor current in CCM. Using the figure, the inner-current loop dynamics can be
divided into three steps:
1. Sampling of control current iC (or iC − iA in the case of slope compensation).
2. Transformation of the sampled small-signal control current value ic into the
small-signal inductor current value il.
3. Holding of the resulting value of il for a switching period, until the next sampling
16
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Figure 2.8: Block diagram of inner-current loop. (a) Closed loop transfer function.
(b) Applying the inner-current loop dynamics. (c) Using sample and hold modeling.
instant.
Using the discrete nature of the system, the inner-current loop can be modeled in the
z-domain.
2.4 Sample-and-Hold Modeling
Using the the inner-current loop dynamics and the discrete nature of the loop, the
inner loop of the peak current-mode controlled dc-dc converters can be modeled using
sample-and-hold modeling [7], [12], [19], [28]. Considering the control voltage as the
input and inductor current as the output, the inner-current loop can be represented
by a block diagram as shown in Fig. 2.8(a). The closed loop gain is defined as
Hicl(s) =
il(s)
vc(s)
, (2.22)
where il(s) is the small-signal inductor current and vc(s) = Rsic(s) is the small-signal
control voltage. Including the inner loop dynamics given in Section 2.3 and using
equivalent-hold approximation [11], the block diagram in Fig. 8(a) can be expanded
as shown in Fig. 8(b). The closed-loop gain is
Hicl(s) =
il(s)
vc(s)
≈ v
∗
c (s)
vc(s)
× i
∗
l (s)
v∗c (s)
× i
0
l (s)
i∗l (s)
= Hs(s) × H∗icl(s) × HZOH(s), (2.23)
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where the sampling transfer function is
Hs(s) =
v∗c (s)
vc(s)
=
1
Ts
, (2.24)
the discrete closed-loop control voltage-to-inductor current transfer function is
H∗icl(s) = Hicl(z)
∣
∣
∣
∣
z=esTs
=
i∗l (s)
v∗c (s)
, (2.25)
and the zero-order hold transfer function is
HZOH(s) =
i0l (s)
i∗l (s)
≈ il(s)
i∗l (s)
=
1 − e−sTs
s
. (2.26)
Since, the sampling and zero-order hold transfer functions are known, the only un-
known transfer function to obtain the closed-loop gain Hicl(s) is the discrete closed-
loop gain H∗icl(s) = Hicl(z)
∣
∣
∣
∣
z=esTs
.
2.5 Discrete Closed-Loop Transfer Function Hicl(z)
Steady state (solid line) and perturbed (dashed line) inductor current iL and control
current iC , iC − iA waveforms in a peak current-mode controlled system is shown in
19
Fig. 2.9. Using the geometry,
M1 = tanα =
AD
∆tk
, (2.27)
M2 = tanβ =
BE
∆tk
, (2.28)
and
M3 = tan γ =
BC
∆tk
, (2.29)
which gives
AD = M1∆tk, BE = M2∆tk, and BC = M3∆tk, (2.30)
respectively. Also,
BD = −il(k), AE = il(k + 1), and AC = ic(k + 1). (2.31)
Also, from Fig. 2.9,
AB = AD − BD = M1∆tk − [−il(k)] = M1∆tk + il(k), (2.32)
AB = AE − BE = il(k + 1) − M2∆tk, (2.33)
and
AB = AC − BC = ic(k + 1) − M3∆tk. (2.34)
Subtracting (2.32) from (2.34) gives
ic(k + 1) − M3∆tk − M1∆tk − il(k) = 0 (2.35)
which leads to
(M1 + M3)∆tk = ic(k + 1) − il(k). (2.36)
Using (2.27)-(2.34),
il(k + 1) = AE = AD + DE = AD + (BE − BD)
= M1∆tk + M2∆tk − [−il(k)]
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= M1∆tk + M3∆tk + M2∆tk − M3∆tk + il(k)
= (M1 + M3)∆tk + (M2 − M3)∆tk + il(k)
= (M1 + M3)∆tk +
M2 − M3
M1 + M3
(M1 + M3)∆tk + il(k). (2.37)
Substituting (2.21) and (2.36) into (2.37),
il(k + 1) = (M1 + M3)∆tk + a(M1 + M3)∆tk + il(k)
= (1 + a)(M1 + M3)∆tk + il(k)
= (1 + a)[ic(k + 1) − il(k)] + il(k)
= (1 + a)ic(k + 1) − ail(k). (2.38)
Therefore,
il(k + 1) = −ail(k) + (1 + a)ic(k + 1). (2.39)
But ic(k + 1) =
vc(k+1)
Rs
. Thus,
il(k + 1) = −ail(k) +
1 + a
Rs
vc(k + 1). (2.40)
Taking z-transform on both sides of (2.40) gives
zil(z) = −ail(z) +
1 + a
Rs
zvc(z), (2.41)
which results in
(z + a)il(z) =
1 + a
Rs
zvc(z). (2.42)
Therefore, the discrete closed-loop transfer function in z-domain is obtained as
Hicl(z) =
il(z)
vc(z)
=
1 + a
Rs
z
z + a
. (2.43)
Thus, the inner-current loop is a closed-loop system with a zero at the origin and a
pole at z = −a.
The stability of a system in z-domain is analyzed by the position of the closed-loop
pole in the unit circle. The system is stable when the pole lies inside the circle, is
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Figure 2.10: Position of the z-domain closed-loop pole a in the unit circle for stable,
marginally stable, and unstable inner loop.
marginally stable when the pole lies on the circle, and is unstable when the pole lies
outside the unit circle. Therefore, the inner-loop is stable for a < 1, is marginally
stable for a = 1, and is unstable for a > 1, which agrees with the analysis in Sec-
tion 2.2.1. Fig. 2.10 shows the position the closed-loop pole a in the unit circle for
stable, marginally stable, and unstable inner-current loop.
2.6 Closed-Loop Control Voltage-to-Inductor Current
Transfer Function Hicl(s)
Substituting z = esTs into (2.43) gives
H∗icl(s) = Hicl(z)
∣
∣
∣
∣
z=esTs
=
i∗l (s)
v∗c (s)
=
1 + a
Rs
esTs
esTs + a
. (2.44)
Substituting (2.24)-(2.26) and (2.44) into (2.23), we obtain [11], [12], [19], [28], [34]
Hicl(s) = Hs(s) × H∗icl(s) × HZOH(s)
=
1 + a
RsTs
esTs − 1
s(esTs + a)
. (2.45)
The closed-loop transfer function Hicl(s) obtained in (2.45) is in exponential form.
The obtained transfer function is non-rational. To convert (2.45) into a rational form,
approximations available for e−sTs are considered. A Taylor series approximation of
e−sTs in (2.45) results in just zeroes and no poles, resulting in an improper trans-
fer function. To avoid this situation, a polynomial approximation for e−sTs, Padé
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approximation is considered. The first-order Padé approximation is given by
e−sTs =
1 − sTs
2
1 + sTs
2
, (2.46)
the second-order Padé approximation is given by
e−sTs =
1 − sTs
2
+ (sTs)
2
12
1 + sTs
2
+ (sTs)
2
12
, (2.47)
and the third-order Padé approximation is given by
e−sTs =
1 − sTs
2
+ (sTs)
2
10
− (sTs)3
120
1 + sTs
2
+ (sTs)
2
10
+ (sTs)
3
120
. (2.48)
A second-order modified Padé approximation which is given by
e−sTs =
1 − sTs
2
+ (sTs)
2
π2
1 + sTs
2
+ (sTs)
2
π2
. (2.49)
2.6.1 Comparison of the Actual Function esTs and the Approximations
A comparison of the actual function esTs and different orders of Padé approximations
in a semilog scale obtained using MatLab simulations is illustrated in Fig. 2.11(a).
In Fig. 2.11(b), the comparison is shown in a linear scale. As seen from the plots,
the first order Padé approximation follows the actual function till 0.1fs, which is not
sufficient. The second order Padé approximation agrees with the actual function till
half the switching frequency. On the other hand, the third order approximation holds
well till f ≈ fs. Usage of higher order approximations is not difficult in analysis using
Matlab. However, considering the simplicity in calculations as well as the accuracy
till half the switching frequency, the second order Padé approximation is chosen for
the further analysis.
A comparison of the actual function esTs and the second order approximations
1. Padé approximation:
esTs =
1 + sTs
2
+ (sTs)
2
12
1 − sTs
2
+ (sTs)
2
12
(2.50)
and
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Figure 2.11: Comparison of the actual function esTs, the first, second and third-order
Padé approximations. (a) Semilog scale. (b) Linear scale.
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Figure 2.12: Comparison of the actual function esTs, the second order Padé approxi-
mation, and the second order modified Padé approximations. (a) Semilog scale. (b)
Linear scale.
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2. Modified Padé approximation:
esTs =
1 + sTs
2
+ (sTs)
2
π2
1 − sTs
2
+ (sTs)
2
π2
(2.51)
in a semilog scale is illustrated in Fig. 2.12(a). In Fig. 2.12(b), the comparison is shown
in a linear scale. In both the figures, it is seen that while both the approximations
follow the actual function till fs/2, the modified Padé approximation has the same
value as the actual function at fs/2, as seen in Fig. 2.12(b). Also, as observed in
both the figures, the modified Padé approximation provides an over-estimation and
the Padé approximation provides an under-estimation of the actual function till fs/2.
In the higher frequencies, the approximations diverge away from the actual function.
2.6.2 Comparison of the Actual Function Hicl(s) and the Approximations
The Bode plots of the exact function and the approximations of Hicl(s) are shown
in Fig. 2.13. As seen in the figure, for frequencies lower than half the switching
frequency, the approximations and the exact function are equal. From the enlarged
plots shown in Fig. 2.14, the approximations agree with the exact expression very well
till f = fs/2. It is seen from the plots that the magnitude of the actual closed-loop
transfer function is 0 dB at low frequencies and at integer multiples of the switching
frequencies nfs, it goes to negative infinity. From the phase plots it is noticed that
at every integer multiples of the switching frequency nfs, for the actual function an
additional 180◦ is added to the phase. Fig. 2.15 shows the magnitude and phase plots
of the closed loop transfer function in a linear scale. The magnitude and phase plots
of the actual function resemble the magnitude and phase plots of the sample and
hold transfer function. Also, it shows that the approximations are valid till half the
switching frequency, the Nyquist frequency, which agrees with the sampling theorem.
For the following analysis, the modified Padé approximation will be employed to
model the inner-current loop of the current-mode controlled PWM dc-dc converters.
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Figure 2.13: Comparison of Bode plots of the actual function Hicl(s), the second-order
Padé approximation, and the second-order modified Padé approximation at a = 0.2.
(a) Magnitude. (b) Phase.
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Figure 2.14: Comparison of enlarged Bode plots of the actual function Hicl(s), the
second-order Padé approximation, and the second-order modified Padé approximation
at at a = 0.2. (a) Magnitude. (b) Phase.
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Figure 2.15: Comparison of the actual function Hicl(s), the second-order Padé ap-
proximation, and the second-order modified Padé approximation in a linear scale at
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2.6.3 Closed Inner-Current Loop Transfer Function Hicl(s)
Substituting (2.51) into (2.45), the closed inner-current loop transfer function in the
pole-zero format is obtained as
Hicl(s) =
il(s)
vc(s)
=
1 + a
sRsTs
esTs − 1
esTs + a
=
(
1 + a
sRsTs
)
1+ sTs
2
+
(sTs)
2
π2
1− sTs
2
+
(sTs)2
π2
− 1
1+ sTs
2
+
(sTs)2
π2
1− sTs
2
+
(sTs)2
π2
+ a
=
(
1 + a
sRsTs
) 1 + sTs
2
+ (sTs)
2
π2
−
(
1 − sTs
2
+ (sTs)
2
π2
)
1 + sTs
2
+ (sTs)
2
π2
+ a
(
1 − sTs
2
+ (sTs)
2
π2
)
=
(
1 + a
sRsTs
)
sTs
(1 + a) + (1 − a) sTs
2
+ (1 + a) (sTs)
2
π2
=
1
Rs
1
1 + 1−a
1+a
s
2fs
+ s
2
π2f2s
=
1
Rs
π2f 2s
s2 + π
2
2
1−a
1+a
fss + π2f 2s
. (2.52)
Thus, the closed inner-current loop transfer function in the pole-zero format is derived
as
Hicl(s) =
1
Rs
ω2h
s2 + 2ξhωhs + ω2h
, (2.53)
where the angular corner frequency and damping coefficient, respectively, are
ωh = πfs and ξh =
π
4
1 − a
1 + a
. (2.54)
Fig. 2.16 shows the Bode plots of the closed-loop transfer function Hicl(s) at a = 0.29,
a = 0.5, and a = 0.95.
2.6.4 Experimental Results
A buck converter with inner-current loop without slope compensation was set up.
The design had the following parameters: VO = 7 V, IO = 0.7 A, L = 258 µH,
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Figure 2.16: Bode plots of the closed-loop gain Hicl(s) at a = 0.29, a = 0.5, and
a = 0.95. (a) Magnitude. (b) Phase.
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Table 2.1: VI , D, VC , and a used in the experimental measurement.
VI D VC a =
D
1−D
16 0.487 0.777 0.95
23 0.333 0.797 0.5
35 0.23 0.81 0.299
rL = 36 mΩ, C = 68 µF, rC = 520 mΩ, RL = 10 Ω, rDS = 0.4 Ω, RF = 0.1 Ω,
VF = 0.7 Ω, Rs = 1 Ω and fs = 100 kHz. The MOSFET delay was measured as
td = 1 µs. Table 2.1 shows the values of a corresponding to the selected values of VI
and D.
The Bode plots of control voltage-to-inductor current transfer function were mea-
sured using Hewlett-Packard 4194A Impedance/Gain-Phase Analyzer and Pearson
model 411 wide-bandwidth current probe. The probe frequency response was mea-
sured using a simple resistive load of RL = 1 Ω and the same dc current as in the buck
converter design I = 0.7 A. The effect of the probe frequency response on the mea-
sured Hicl response was compensated using the compensation function of the 4194A
analyzer. Fig. 2.17(a), (b), and (c) shows the resultant Bode plots for a = 0.29,
a = 0.5, and a = 0.95, respectively. The experimental Bode plots show excellent
agreement with the theoretical Bode plots shown in Fig. 2.16.
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(a) a = 0.29
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Figure 2.17: Experimental Bode plots of the closed-loop gain Hicl(s) at a = 0.29,
a = 0.5, and a = 0.95.
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3 Loop Gain of Inner-Current Loop
3.1 Structure of the Inner-Current Loop
A closed-loop structure with feedback is assumed for the inner-current loop to analyze
the margins of stability of the loop. The assumed structure for the inner-current loop
of peak current-mode controlled PWM dc-dc converters is shown in Fig. 3.1, where
vc(s) is the small-signal control voltage, ve(s) is the error voltage, il(s) is the small-
signal inductor current, Hicl(s) =
il(s)
vc(s)
is the closed-loop gain, Tf (s) =
il(s)
ve(s)
is the
forward-path gain, Ti(s) =
Rsil(s)
ve(s)
is the loop gain, and Rs is the sense resistor.
Using block reduction in basic control theory in Fig. 3.1, the closed-loop gain is
Hicl(s) =
il(s)
vc(s)
=
Tf (s)
1 + Tf (s)Rs
=
Ti(s)
Rs
1 + Ti(s)
. (3.1)
Therefore, we obtain the forward-path gain
Tf (s) =
il(s)
ve(s)
=
Hicl(s)
1 − Hicl(s)Rs
(3.2)
and the loop gain
Ti(s) =
Rsil(s)
ve(s)
= Tf(s)Rs =
Hicl(s)Rs
1 − Hicl(s)Rs
. (3.3)
3.2 General Expression for Loop Gain of Inner-Current Loop
An expression for the loop gain of the inner-current loop is necessary to analyze the
stability margins of the inner loop. Substituting (2.45) into (3.3), the expression for
R
−
s
i l
s(  )Rs
s(  )vc
s(  )ve s(  )i l
s(  )Ti
s(  )fT
s(  )Hicl
+
Figure 3.1: Closed-loop structure of the inner-current loop for ac components.
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Figure 3.2: Bode plots of the loop gain Ti(s) at a = 0.1237 and a = 0.9.
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the loop gain Ti(s) = Tf(s)Rs is derived as
Ti(s) = Tf (s)Rs =
(1 + a)(esTs − 1)
sTs(esTs + a) − (1 + a)(esTs − 1)
. (3.4)
Substituting (2.51) into (3.4), the loop gain is obtained as
Ti(s) ≈
π2f 2s
s(s + π
2
2
1−a
1+a
fs)
=
ω2h
s(s + ωsh)
, (3.5)
where
ωsh = 2ξhωh =
π2
2
1 − a
1 + a
fs. (3.6)
Therefore, the loop gain of the inner-current loop of peak current-mode controlled
dc-dc converters is a function of the perturbation ratio a and switching frequency fs
and is independent of the converter topology. The obtained expression for loop gain
matches the loop gain of inner-current loop of current-mode controlled boost converter
presented in [28]. Fig. 3.2 shows the Bode plots of the loop gain at a = 0.1237 and
a = 0.9 as a function of f/fs. As seen from the figure, as a increases, the cross-over
frequency fci increases and the phase margin PM decreases. Therefore, a lower value
of a is desired to achieve a higher margin of stability.
3.3 Margins of Stability
The expression for loop gain given in (3.5) is a second-order function with no zeroes
and a pole at the origin. The relative stability of a system is usually measured in
terms of two margins of stability (a) GM (b) PM . From the Bode plots shown in
Fig. 3.2, it is seen that the gain margin of the system
GM = ∞. (3.7)
Therefore, the only measure of stability margin of concern for the system is its phase
margin PM . In order to analyze the relative stability of the system in terms of design
parameters, the analysis should be based on the phase margin PM .
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3.4 Perturbation Ratio a versus Phase Margin PM
Substituting s = jω in (3.5), we obtain
Ti(jω) =
ω2h
jω(jω + ωsh)
= |Ti|ejφTi, (3.8)
where the magnitude
|Ti| =
ω2h
ω
√
ω2 + ω2sh
=
ω2h
ω2
√
1 + (ωsh
ω
)2
=
1
4
(
fs
f
)2
1
√
1 + π
2
16
(
1−a
1+a
)2 ( fs
f
)2
(3.9)
and the phase
φT i = −90◦ − arctan
(
ω
ωsh
)
= −90◦ + arctan
(
ωsh
ω
)
− 90◦ = −180◦ + arctan
(
ωsh
ω
)
= −180◦ + arctan
(
π
4
1 − a
1 + a
fs
f
)
. (3.10)
At cross-over frequency f = fci,
|Ti(fci)| = 1 (3.11)
and
PM = 180◦ + φTi(fci). (3.12)
Using (3.9) and (3.11),
|Ti(fci)| =
1
4
(
fs
fci
)2
1
√
1 + π
2
16
(
1−a
1+a
)2 ( fs
fci
)2
= 1, (3.13)
which gives
1
4
(
fs
fci
)2
=
√
√
√
√1 +
π2
16
(
1 − a
1 + a
)2
(
fs
fci
)2
(3.14)
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and
1
16
(
fs
fci
)4
= 1 +
π2
16
(
1 − a
1 + a
)2
(
fs
fci
)2
. (3.15)
By solving the quadratic equation
1
16
(
fs
fci
)4
− π
2
16
(
1 − a
1 + a
)2
(
fs
fci
)2
− 1 = 0, (3.16)
we get
(
fs
fci
)2
=
π2
2
(
1 − a
1 + a
)2

1 +
√
1 +
64
π4
(
1 − a
1 + a
)4

 . (3.17)
Therefore,
fs
fci
=
π√
2
1 − a
1 + a
√
√
√
√
1 +
√
1 +
64
π4
(
1 − a
1 + a
)4
(3.18)
and
fci
fs
=
√
2
π
1 + a
1 − a
1
√
1 +
√
1 + 64
π4
(
1−a
1+a
)4
=
√
2
π
1
√
(
1−a
1+a
)2
+
√
(
1−a
1+a
)4
+ 64
π4
. (3.19)
When a = 0, fci
fs
= 0.3 and a = 1, fci
fs
= 0.5. Fig. 3.3 shows the variation of the
normalized cross-over frequency fci
fs
as a function of the perturbation ratio a. As the
perturbation ratio a increases from 0 to 1, the cross-over frequency fci increases from
0.3fs to 0.5fs.
Using (3.10), (3.12), and (3.18),
PM = 180◦ − 180◦ + arctan
(
π
4
1 − a
1 + a
fs
fci
)
= arctan
(
π
4
1 − a
1 + a
fs
fci
)
= arctan



π2
4
√
2
(
1 − a
1 + a
)2
√
√
√
√
1 +
√
1 +
64
π4
(
1 − a
1 + a
)4


 , (3.20)
which gives
tanPM =
π2
4
√
2
(
1 − a
1 + a
)2
√
√
√
√
1 +
√
1 +
64
π4
(
1 − a
1 + a
)4
. (3.21)
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Figure 3.3: Normalized cross-over frequency fci/fs as a function of perturbation ratio
a.
Rearranging and taking squares on both sides, we get


[
4
√
2
π2
(
1 + a
1 − a
)2
tan PM
]2
− 1


2
= 1 +
64
π4
(
1 + a
1 − a
)4
, (3.22)
which gives
[
32
π4
(
1 + a
1 − a
)4
tan2 PM − 1
]2
= 1 +
64
π4
(
1 + a
1 − a
)4
. (3.23)
Expanding (3.23) results in
(
32
π4
)2 (1 + a
1 − a
)8
tan4 PM − 64
π4
(
1 + a
1 − a
)4
tan2 PM + 1 = 1 +
64
π4
(
1 + a
1 − a
)4
, (3.24)
which simplifies into
16
π4
(
1 + a
1 − a
)4
tan4 PM − tan2 PM = 1 (3.25)
and gives
(
1 + a
1 − a
)4
=
(
π
2
)4 1 + tan2 PM
tan4 PM
. (3.26)
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Figure 3.4: Perturbation ratio a versus phase margin PM .
Therefore, the perturbation ratio a as a function of the phase margin PM is obtained
as
a =
4
√
1 + tan2 PM − 2
π
tan PM
4
√
1 + tan2 PM + 2
π
tanPM
. (3.27)
When PM = 0◦, a = 1. Fig. 3.4 shows the variation of perturbation ratio a as
a function of phase margin PM . At PM = 45◦ and 60◦, a = 0.3027 and 0.1237,
respectively. A low value of a is desired to obtain a reasonable margin of stability in
terms of phase margin.
40
4 Peak Current-Mode Control without Slope
Compensation
It is commonly believed that, for applications with duty cycle D < 0.5, peak current-
mode control with slope compensation is sufficient [5]-[33]. In Sections 4.1-4.6, the
boundary between stable and unstable operations as well as the relative stability of
the system will be analyzed, expressions for the control current required by buck,
boost, and buck-boost converters in CCM operation will be derived, and simulation
results and experimental results to support the proposed theory will be presented.
4.1 Boundary Between Stable and Unstable Operations
The perturbation ratio a of the peak current-mode controlled converters without slope
compensation operating in CCM was derived in Section 2.2.2 as
a =
∆iLn
∆iL(n−1)
=
D
1 − D. (4.1)
Using the stability conditions given in (2.3)-(2.7)
• for a stable system, a < 1
D
1 − D < 1 =⇒ D < 0.5, (4.2)
• for a marginally stable system, a = 1
D
1 − D = 1 =⇒ D = 0.5, (4.3)
• and for an unstable system, a > 1
D
1 − D > 1 =⇒ D > 0.5. (4.4)
Therefore, the inner-current loop of the peak current-mode controlled converters with-
out slope compensation is stable for operations at D < 0.5. But the inner loop has
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Figure 4.1: Phase margin PM as a function of duty cycle D for peak current-mode
control without compensation.
to be sufficiently stable to ensure proper operation of the inner loop. Therefore, the
relative stability of the inner-current loop of peak current-mode controlled converters
without slope compensation has to be analyzed.
4.2 Relative Stability
The relative stability of peak current-mode controlled systems was analyzed in terms
of the perturbation ratio and the phase margin in Section 3.4. Substituting (3.27)
into (4.1), we get
4
√
1 + tan2 PM − 2
π
tan PM
4
√
1 + tan2 PM + 2
π
tanPM
=
D
1 − D, (4.5)
which gives
4
√
1 + tan2 PM − 2
π
tanPM = 2D
4
√
1 + tan2 PM. (4.6)
Therefore, the duty cycle D as a function of phase margin PM is obtained as
D = 0.5 − tanPM
π
4
√
1 + tan2 PM
. (4.7)
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Figure 4.2: Steady-state inductor current iL waveform and control current ICN with-
out slope compensation.
The phase margin PM as a function of duty cycle D is derived as
PM = arctan



π2(0.5 − D)2√
2
√
√
√
√1 +
√
1 +
4
π4(0.5 − D)4


 . (4.8)
As shown in (4.7), for current-mode controlled systems without slope compensa-
tion, while the inner-loop is stable for 0 ≤ D ≤ 0.5, duty cycle values with sufficient
degree of stability margin are much less than 0.5. Fig. 4.1 shows the phase margin as
a function of duty cycle for any converter with current-mode control without slope
compensation. At D = 0.5, PM = 0◦. As the duty cycle D decreases from 0.5 to 0,
the phase margin PM increases from 0◦ to 69.2◦. The phase margin PM ≥ 60◦ for
0 < D < 0.1102.
4.3 General Equation for Control Current Level Without
Slope Compensation
From Fig. 4.2, the general equation for the dc level of control current without slope
compensation for all second-order dc-dc converters is
ICN = IL +
∆iL
2
= IL +
M1D
2fs
. (4.9)
Thus, the required control current without compensation is dependent on the average
value of inductor current IL, the on-slope of the inductor current M1, the duty cycle
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D, and the switching frequency fs.
4.3.1 Buck Converter
Let VO, VI , and L be the output voltage, the input voltage, and the inductance,
respectively. The dc voltage transfer function of the buck converter is given by
MV DC =
VO
VI
= D, (4.10)
the average inductor current is
IL = IO =
VO
RL
, (4.11)
and the on-slope of the inductor current waveform is
M1 =
VI − VO
L
=
VO(1 − D)
DL
. (4.12)
Substituting (4.10)-(4.12) into (4.9), the dc control current required for a buck
converter without slope compensation is
ICN = IO +
VO(1 − D)
2fsL
. (4.13)
Fig. 4.3(a) shows the dc control current as a function of duty cycle D for the selected
buck converter with VO = 7 V, IO = 0.7 A, L = 254 µH, and fs = 100 kHz. As D
increases, the on-slope M1 of the inductor current decreases and thereby the dc level
of control current required decreases.
Substitution of (4.7) into (4.13) produces the relationship between the control
current and the phase margin given by
ICN = IO +
VO
4fsL
[
1 +
2 tanPM
π
4
√
1 + tan2 PM
]
. (4.14)
The control current as a function of the phase margin is shown in Fig. 4.3(b). The
required control current increases with increase in the phase margin.
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Figure 4.3: DC control current ICN as functions of duty cycle D and phase margin
PM for buck converter with VO = 7 V, IO = 0.7 A, L = 254 µH, and fs = 100 kHz.
(a) ICN versus D. (b)ICN versus PM .
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4.3.2 Boost Converter
For the boost converter, the dc voltage transfer function is
MV DC =
VO
VI
=
1
1 − D, (4.15)
the average inductor current is
IL =
IO
1 − D =
VO
RL(1 − D)
, (4.16)
and the on-slope of the inductor current waveform is
M1 =
VI
L
=
VO(1 − D)
L
. (4.17)
By substituting (4.15)-(4.17) into (4.9), the dc control current level without slope
compensation for the boost converter is
ICN =
IO
1 − D +
VO(1 − D)D
2fsL
. (4.18)
Fig. 4.4(a) shows the variation of control current without compensation for a boost
converter with VO = 400 V, IO = 0.225 A, L = 20 mH, and fs = 100 kHz as a function
of duty cycle. As the duty cycle increases, the control current required increases.
Substituting (4.7) into (4.18), the control current as a function of phase margin
is obtained as
ICN =
IO
[
1 + 2 tan PM
π
4
√
1+tan2 PM
] +
VO
8fsL
[
1 − 4 tan
2 PM
π2
√
1 + tan2 PM
]
(4.19)
As shown in Fig. 4.4(b), the control current decreases with increase in phase margin.
4.3.3 Buck-Boost Converter
For the buck-boost converter, the dc voltage transfer function, the average inductor
current, and the on-slope of the inductor current waveform are respectively given by
MV DC =
VO
VI
=
D
1 − D, (4.20)
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Figure 4.4: DC control current ICN as functions of duty cycle D and phase margin PM
for boost converter with VO = 400 V, IO = 0.225 A, L = 20 mH, and fs = 100 kHz.
(a) ICN versus D. (b) ICN versus PM .
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Figure 4.5: DC control current ICN as functions of duty cycle D and phase margin PM
for buck-boost converter with VO = 28 V, IO = 2 A, L = 334 µH, and fs = 100 kHz.
(a) ICN versus D. (b) ICN versus PM .
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Figure 4.6: Peak current-mode controlled PWM dc-dc buck converter with inner-
current loop only.
IL =
IO
1 − D =
VO
RL(1 − D)
, (4.21)
and
M1 =
VI
L
=
VO(1 − D)
DL
. (4.22)
The expression for dc control current without slope compensation is obtained as
ICN =
IO
1 − D +
VO(1 − D)
2fsL
. (4.23)
The required control voltage as a function of the duty cycle for the buck-boost con-
verter with VO = 28 V, IO = 2 A, L = 334 µH, and fs = 100 kHz is plotted
in Fig. 4.5(a). As the duty cycle increases, the control current required increases
non-linearly.
The control current as a function of the phase margin is obtained as
ICN =
IO
[
1 + 2 tan PM
π
4
√
1+tan2 PM
] +
VO
4fsL
[
1 +
2 tanPM
π 4
√
1 + tan2 PM
]
, (4.24)
by substituting (4.7) into (4.23). Fig. 4.5(b) depicts the required control current for
the selected buck-boost converter as a function of phase margin. As the phase margin
increases, the control current decreases.
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Table 4.1: ICN and VCN required at specified values of VI and Rs = 1 Ω to obtain
VO = 7 V.
VI (V) D ICN (A) VCN = RsICN V
70 0.1 0.824 0.824
46.67 0.15 0.8171 0.8171
35 0.2 0.8102 0.8102
28 0.25 0.8034 0.8034
23.33 0.3 0.7965 0.7965
20 0.35 0.7896 0.7896
17.5 0.4 0.7827 0.7827
15.56 0.45 0.7758 0.7758
14 0.5 0.7689 0.7689
4.4 Design Example
A peak current-mode controlled PWM dc-dc buck converter without slope compen-
sation, with inner current loop only is shown in Fig. 4.6. The selected buck converter
has 14 V ≤ VI ≤ 70 V, VO = 7 V, IO = 0.7 A, L = 254 µH and fs = 100 kHz. The
minimum and maximum values of duty cycle are, respectively,
Dmin =
VO
VImax
=
7
70
= 0.1 (4.25)
and
Dmax =
VO
VImin
=
7
14
= 0.5. (4.26)
Using (4.13), the minimum and maximum values of required control current are ob-
tained as
ICNmin = ICN
∣
∣
∣
∣
D=Dmax
= IO +
VO(1 − Dmax)
2fsL
= 0.7 +
7(1 − 0.5)
2 × 105 × 254 × 10−6 = 0.7689
(4.27)
and
ICNmax = ICN
∣
∣
∣
∣
D=Dmin
= IO +
VO(1 − Dmin)
2fsL
= 0.7 +
7(1 − 0.1)
2 × 105 × 254 × 10−6 = 0.824,
(4.28)
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respectively. Therefore, the required control current range for the full range of op-
eration is ICN = 〈0.7689, 0.824〉. Table 4.4 shows the calculated values of required
control current ICN to obtain the specified D at VI , and VO = 7 V and required
control voltage VCN = RsICN with Rs = 1 Ω.
4.5 Simulation Results
The PWM dc-dc buck converter shown in Fig. 4.6 was simulated using Saber Sketch.
Control voltage, sensed inductor current, and MOSFET gate-to-source voltage wave-
forms at specified input voltages to obtain VO = 7 V are shown in Figs. 4.7-4.8. The
control current and control voltage values corresponding to selected duty cycle values
was obtained from Table 4.4. Fig. 4.7(a) and (b) shows the waveforms correspond-
ing to duty cycles 0.21 and 0.37. In Fig. 4.8(a), waveforms correspond to D = 0.54
and as seen from the figure, the system has entered the unstable region of operation
and the inductor current has started to assumed a ‘M’ shape. Fig. 4.8(b) shows the
waveforms for VI = 12 V, which shows that the system is unstable and is exhibiting
period doubling. A comparison of theoretical and Saber simulation results is shown
in Fig. 4.9. The simulation results agreed very well with the theoretical prediction
values.
4.6 Experimental Results
The PWM dc-dc buck converter shown in Fig. 4.6 was set up and the results obtained
in Section 4.3.1 were verified experimentally. The experimental setup had the follow-
ing specifications: input voltage 14 V ≤ VI ≤ 35 V, output voltage VO = 7 V, output
current IO = 0.7 A, inductance L = 254 µH, capacitance C = 68 µF, load resistance
RL = 10 Ω, sense resistor Rs = 1 Ω and switching frequency fs = 100 kHz. Using
(4.10), the range of duty cycle required is 0.2 ≤ D ≤ 0.5. The switching components
chosen were: IRF530 power MOSFET with the ratings BV DSS = 100 V, ID = 14 A,
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(a)
(b)
Figure 4.7: Control voltage VCN , sensed inductor current RsiL, and MOSFET gate-
to-source voltage VGS waveforms obtained using Saber simulations. (a) VI = 35 V
and VCN = RsICN = 0.8102 V. (b) VI = 20 V and VCN = RsICN = 0.7896 V.
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(a)
(b)
Figure 4.8: Control voltage VCN , sensed inductor current RsiL, and MOSFET gate-
to-source voltage VGS waveforms obtained using Saber simulations. (a) VI = 14 V
and VCN = RsICN = 0.7689 V. (b) VI = 12 V and VCN = RsICN = 0.7689 V.
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Figure 4.9: Comparison of theoretical and Saber simulation results.
and rDS = 0.16 Ω and MUR820 power diode with BV = 200 V, VF = 0.975 V and
RF = 0.01 Ω. The experimental setup to measure duty cycle at given values of con-
trol voltage is shown in Fig. 4.10. The sensed inductor ripple current is measured
using a wide-band current transformer manufactured by Pearson Electronics and the
gate-to-source voltage is measured by Probe Master differential probe.
The dc control current as a function of duty cycle obtained theoretically and ex-
perimentally are compared in Fig. 4.11(a). The values of ICN required for specified
values of D were obtained from Fig. 4.3(a). The control voltage VCN = RsICN was
applied to the experimental setup and the resultant values of D have been noted.
Fig. 4.11(a) shows the values of D obtained for the respective values of VCN in com-
parison with Fig. 4.3(a). The theoretical and experimental values of VCN with respect
to VI are shown in Fig. 4.11(b). The difference between the experimental results and
the predicted values can be accounted by the efficiency of the circuit. The value of
output voltage obtained was VO = 6.6 V.
Fig. 4.12 shows the sensed inductor ripple current Rs∆iL and gate-to-source volt-
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Figure 4.10: Experimental setup to measure duty cycle at given values of control
voltage.
age waveforms VGS at VImax = 35 V and VCN = 0.81 V. It is seen from figure,
the resultant duty cycle is 0.23 and the system is stable with a phase margin of
49◦. In Fig. 4.13, the waveforms with D = 0.385, and PM = 21◦ are obtained at
VCN = 0.79 V and VI = 20 V. The waveforms corresponding to VI = 15.56 V and
VCN = 0.776 V are shown in Fig. 4.14. The duty cycle obtained was D = 0.471 and it
is seen that the system has already entered the unstable region. Thus, the inner-loop
has become unstable at VI = 15.56 V, while the specified minimum value of input
voltage was VImin = 14 V. Therefore, the input voltage range where the system is
stable was reduced from 14 V ≤ VI ≤ 35 V to 15.56 V ≤ VI ≤ 35 V.
Fig. 4.15(a)-(c) shows the transition of the system to the unstable region causing
period doubling with VCN = 0.769 V and VI = 15 V, 14 V, and 12.56 V, respectively.
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Figure 4.11: Experimental and theoretical values of DC control current ICN as func-
tions of duty cycle D and input voltage VI for buck converter with VO = 7 V,
IO = 0.7 A, L = 254 µH, fs = 100 kHz, and Rs = 1 Ω. (a) ICN versus D. (b)
ICN versus VI .
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Figure 4.12: Sensed inductor ripple current Rs(iL − IL) and MOSFET gate-to-source
VGS voltage waveforms from the experimental set-up with VI = 35 V and VCN =
RsICN = 0.81 V.
Figure 4.13: Sensed inductor ripple current Rs(iL − IL) and MOSFET gate-to-source
voltage waveforms from the experimental set-up with VI = 20 V and VCN = RsICN =
0.79 V.
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Figure 4.14: Sensed inductor ripple current Rs(iL − IL) and MOSFET gate-to-source
voltage VGS waveforms from the experimental set-up with VI = 15.56 V and VCN =
RsICN = 0.776 V.
Thus, the system was unstable at D ≥ 0.5 as expected for uncompensated current-
mode controlled converters. However, the inner-loop entered the unstable region
within the specified input voltage range, which is undesirable.
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(a)
(b)
(c)
Figure 4.15: Sensed inductor ripple current Rs(iL − IL) and MOSFET gate-to-source
voltage VGS waveforms showing transformation from stable to unstable operation. (a)
VI = 15 V and VCN = RsICN = 0.769 V. (b) VI = 14 V and VCN = RsICN = 0.769 V.
(c) VI = 12.56 V and VCN = RsICN = 0.769 V.
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5 Peak Current-Mode Control with Slope
Compensation
As already mentioned, peak current-mode control without slope compensation is un-
stable for duty cycle values D > 0.5. Peak current-mode control with slope compen-
sation could be employed in order to ensure a stable operation for duty cycle values
greater than 0.5.
5.1 Boundary Between Stable and Unstable Regions of
Operation
For the peak current-mode controlled converters with slope compensation operating
in CCM, the perturbation ratio a was derived in Section 2.2.3 as
a =
∆iLn
∆iL(n−1)
=
D
1−D
− M3
M1
1 + M3
M1
. (5.1)
For marginally stable systems, the perturbation ratio a = 1. Therefore, at D = Dmax,
M1 = M1min = M1
∣
∣
∣
∣
Dmax
, and M3 = M3cr,
a =
Dmax
1−Dmax
− M3cr
M1min
1 + M3cr
M1min
= 1, (5.2)
where Dmax is the maximum value of duty cycle required by the power stage, M1min is
the on-slope of the inductor current corresponding to the duty cycle Dmax, and M3cr
is the critical value of compensation slope required by the system to be marginally
stable at Dmax. Rearranging (5.2), we get
1 +
M3cr
M1min
=
Dmax
1 − Dmax
− M3cr
M1min
, (5.3)
which gives
2
M3cr
M1min
=
Dmax
1 − Dmax
− 1. (5.4)
Thus,
M3cr
M1min
=
Dmax − 0.5
1 − Dmax
, (5.5)
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which results in
M3cr = M1min
Dmax − 0.5
1 − Dmax
, (5.6)
where M1min = fn(Dmax) is dependent on converter topology.
5.1.1 Buck and Buck-Boost Converters
Using (4.12) and (4.22), the on-slope of the inductor current corresponding to Dmax
for buck and buck-boost converters is obtained as
M1min = M1
∣
∣
∣
∣
Dmax
=
VO
L
1 − Dmax
Dmax
. (5.7)
Substituting (5.7) into (5.6), the critical value of compensation slope required to
ensure marginal stability at Dmax is obtained as
M3cr =
VO
L
1 − Dmax
Dmax
Dmax − 0.5
1 − Dmax
, (5.8)
which results in
M3cr =
VO
L
Dmax − 0.5
Dmax
. (5.9)
Therefore, the critical value of required compensation slope normalized with respect
to VO/L for a given value of Dmax is
M3cr
VO/L
=
Dmax − 0.5
Dmax
. (5.10)
Rearranging (5.9), the limiting value of the duty cycle that can be obtained with a
given value of normalized compensation can be obtained as
Dlim =
0.5
1 − M3
VO/L
. (5.11)
Fig. 5.1(a) illustrates the required normalized critical compensation slope as a function
of maximum duty cycle for buck and buck-boost converters. The required compen-
sation slope increases in a non-linear fashion as the maximum operating duty cycle
increases. The limiting value of duty cycle that can be obtained by a certain value
of compensation slope as a function of normalized compensation slope is shown in
Fig. 5.1(b).
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Figure 5.1: Boundary between stable and unstable regions of operations for buck and
buck-boost converters. (a) M3cr/(VO/L) versus Dmax. (b) Dlim versus M3/(VO/L).
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5.1.2 Boost Converter
Using (4.17), the minimum on-slope of the inductor current for boost converter is
M1min = M1
∣
∣
∣
∣
Dmax
=
VO
L
(1 − Dmax). (5.12)
Substituting (5.12) into (5.6), the critical compensation slope required for the specified
maximum duty cycle Dmax is obtained as
M3cr =
VO
L
(Dmax − 0.5), (5.13)
yielding the required normalized compensation slope as
M3cr
VO/L
= Dmax − 0.5. (5.14)
By rearranging (5.14), the limiting value of operating duty cycle as a function of
normalized slope compensation can be obtained as
Dlim = 0.5 +
M3
VO/L
. (5.15)
Fig. 5.2(a) shows that the value of required compensation slope increases linearly as
the maximum operating duty cycle increases. The linear variation of the limiting
duty cycle with the variation in compensation slope is shown in Fig. 5.2(b).
5.2 Relative Stability
Using (5.1), the minimum required compensation slope M3min for a specified value of
Dmax can be obtained as follows. Rearranging (5.1), we get
a
(
1 +
M3min
M1min
)
=
Dmax
1 − Dmax
− M3min
M1min
(5.16)
and
a + (1 + a)
M3min
M1min
=
Dmax
1 − Dmax
, (5.17)
which gives
M3min
M1min
=
(1 − a)Dmax − a
(1 − Dmax)(1 + a)
. (5.18)
63
0.5 0.6 0.7 0.8 0.9 1
0
0.1
0.2
0.3
0.4
0.5
 D
max
 M
3c
r /
 (V
O
 /L
)
Stable
Unstable
(a)
0 0.1 0.2 0.3 0.4 0.5
0.5
0.6
0.7
0.8
0.9
1
 M
3
 / (V
O
 /L)
 D
lim
Stable
Unstable
(b)
Figure 5.2: Boundary between stable and unstable regions of operations for boost
converter. (a) M3cr/(VO/L) versus Dmax. (b) Dlim versus M3/(VO/L).
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Therefore,
M3min
M1min
=
Dmax − a1+a
1 − Dmax
. (5.19)
Using (3.27),
a
1 + a
= 0.5 − tanPM
π 4
√
1 + tan2 PM
. (5.20)
Substituting (5.20) into (5.19), we get
M3min
M1min
=
Dmax − 0.5 + tan PM
π
4
√
1+tan2 PM
1 − Dmax
=
Dmax − 0.5
1 − Dmax
+
tan PM
π(1 − Dmax) 4
√
1 + tan2 PM
. (5.21)
Therefore, the minimum value of compensation slope M3min required at a given value
of Dmax and at a specified phase margin PM is
M3min = M1min
Dmax − 0.5
1 − Dmax
+ M1min
tan PM
π(1 − Dmax) 4
√
1 + tan2 PM
= M3cr + M3PM . (5.22)
Equation (5.22) gives a general expression for the required minimum compensation
slope as a function of maximum duty cycle and phase margin. As the required phase
margin PM increases, the minimum compensation slope M3min required to obtain
a given value of Dmax increases. To ensure that the system operates at a specified
margin of stability, the minimum required compensation slope M3min is greater than
the critical value M3cr required for marginal stability by a factor of M3PM .
As already mentioned, the minimum on-slope of the inductor current is dependent
on converter topology. Specific expressions for M3min for buck, boost, and buck-boost
converters will be derived in the following sections.
5.2.1 Buck and Buck-Boost Converters
Substituting (5.7) in (5.22), the required amount of minimum slope compensation
M3min as a function of Dmax and PM can be obtained as
M3min =
VO
L
Dmax − 0.5
Dmax
+
VO
L
tanPM
πDmax
4
√
1 + tan2 PM
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= M3cr + M3PM . (5.23)
The required minimum value of compensation slope normalized with respect to VO/L
at Dmax and PM for buck and buck-boost converters is
M3min
VO/L
=
Dmax − 0.5
Dmax
+
tan PM
πDmax
4
√
1 + tan2 PM
=
M3cr
VO/L
+
M3PM
VO/L
. (5.24)
Fig. 5.3(a) illustrates the variation of minimum slope compensation required as a
function of Dmax at specified values of PM . When PM = 0
◦, M3min reduces to M3cr.
As PM increases, the required slope compensation increases to obtain a given value
of Dmax. For example, to obtain a maximum duty cycle Dmax = 0.8, the required
normalized compensation slope increases from 0.375 to 0.8623 as the PM increases
from 0◦ to 60◦.
Multiplying both sides of (5.24) by Dmax, we get
Dmax
M3
VO/L
= Dmax − 0.5 +
tan PM
π 4
√
1 + tan2 PM
(5.25)
and
Dmax
(
1 − M3
VO/L
)
= 0.5 − tan PM
π
4
√
1 + tan2 PM
, (5.26)
which results in
Dmax =
0.5
1 − M3
VO/L
− tan PM
π
(
1 − M3
VO/L
)
4
√
1 + tan2 PM
(5.27)
The maximum duty cycle that can be obtained as a function of normalized minimum
compensation slope at given values values of phase margin is depicted in Fig. 5.3(b).
When PM = 0◦, Dmax = Dlim. As the required phase margin PM increases, the
maximum duty cycle at a given value of compensation slope decreases. Without slope
compensation, i.e., M3 = 0, as PM increases from 0
◦ to 60◦, the maximum duty cycle
decreases from 0.5 to 0.1102.
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Figure 5.3: Minimum value of required compensation slope to achieve a specified
phase margin for buck and buck-boost converters. (a) M3min/(VO/L) versus Dmax.
(b) Dmax versus M3/(VO/L).
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5.2.2 Boost Converter
Substituting (5.12) into (5.22), the minimum value of slope compensation required to
obtain a given value of Dmax and PM is obtained as
M3min =
VO
L
(Dmax − 0.5) +
VO
L
tanPM
π 4
√
1 + tan2 PM
= M3cr + M3PM . (5.28)
Therefore, the required normalized slope compensation as a function of maximum
duty cycle and phase margin for boost converter is
M3min
VO/L
= Dmax − 0.5 +
tan PM
π 4
√
1 + tan2 PM
=
M3cr
VO/L
+
M3PM
VO/L
. (5.29)
Also, rearranging (5.29) yielded an expression for the maximum duty cycle as a func-
tion of normalized slope compensation and phase margin as shown below.
Dmax = 0.5 +
M3
VO/L
− tan PM
π 4
√
1 + tan2 PM
. (5.30)
Fig. 5.4(a) and (b) illustrates (5.29) and (5.30) at selected values of PM , respectively.
As seen from Fig. 5.4(a), the required normalized compensation slope to obtain a
given maximum duty cycle increases as the phase margin increases. When PM = 0◦,
M3min = M3cr. Fig. 5.4(b) shows that the maximum duty cycle that can be obtained
by a given amount of slope compensation decreases as the margin of stability of
increases.
5.3 General Equation for Control Current Level with Slope
Compensation
Fig. 5.5 shows the steady-state inductor current iL waveform with control current ICS
with slope compensation. Using the geometry, the dc level of control current required
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Figure 5.4: Minimum value of required compensation slope to achieve a specified
phase margin for boost converter. (a) M3min/(VO/L) versus Dmax. (b) Dmax versus
M3/(VO/L).
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Figure 5.5: Steady-state inductor current iL waveform and control current ICS with
slope compensation.
by the inner-current loop with slope compensation is obtained as
ICS = IL +
∆iL
2
+ M3DTs = IL +
M1D
2fs
+
M3D
fs
. (5.31)
Therefore, the dc level of the control current required is a function of the average
inductor current IL, the on-slope of the inductor current M1, the compensation slope
M3, the duty cycle D, and the switching frequency fs. As already mentioned, the
values of IL, M1, and M3 are dependent on the converter topologies.
5.3.1 Buck Converter
Using (4.11), (4.12), and (5.23), (5.31) can be expanded to obtain the control current
level required by peak current-mode controlled buck converter with slope compensa-
tion. Therefore, for a buck converter, the required control current is given by
ICS = IO +
D
2fs
VO(1 − D)
DL
+
D
fs
VO
L
[
Dmax − 0.5
Dmax
+
tan PM
πDmax
4
√
1 + tan2 PM
]
, (5.32)
which reduces to
ICS = IO +
VO
fsL
[
1 − D
2
+ D
(
Dmax − 0.5
Dmax
+
tan PM
πDmax
4
√
1 + tan2 PM
)]
. (5.33)
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5.3.2 Boost Converter
The control current level for a peak current-mode controlled boost converter with
slope compensation can be derived by substituting (4.16), (4.17), and (5.28) into
(5.31). Therefore, for a boost converter,
ICS =
IO
1 − D +
D
2fs
VO(1 − D)
L
+
D
fs
VO
L
[
Dmax − 0.5 +
tanPM
π 4
√
1 + tan2 PM
]
(5.34)
which results in
ICS =
IO
1 − D +
VOD
fsL
[
1 − D
2
+ Dmax − 0.5 +
tan PM
π 4
√
1 + tan2 PM
]
(5.35)
5.3.3 Buck-Boost Converter
Substituting (4.21), (4.22), and (5.23) into (5.31), the control current level for a
buck-boost converter with slope compensated peak current-mode control is obtained
as
ICS =
IO
1 − D +
D
2fs
VO(1 − D)
DL
+
D
fs
VO
L
[
Dmax − 0.5
Dmax
+
tanPM
πDmax
4
√
1 + tan2 PM
]
,
(5.36)
which simplifies into
ICS =
IO
1 − D +
VO
fsL
[
1 − D
2
+ D
(
Dmax − 0.5
Dmax
+
tan PM
πDmax
4
√
1 + tan2 PM
)]
. (5.37)
5.4 Design Example
The inner-current loop of a peak current-mode controlled PWM dc-dc buck converter
will be designed in this section. The converter specifications were: 16 ≤ VI ≤ 28 V,
VO = 12 V, IO = 1.2 V, L = 254 µH, C = 100 µF, RL = 10 Ω, and fs = 100 kHz.
The maximum and minimum values of duty cycle for the converter are, respectively
Dmax =
VO
VImin
=
12
16
= 0.75 (5.38)
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and
Dmin =
VO
VImax
=
12
28
= 0.4286. (5.39)
Therefore, the range of operating duty cycle is D = 〈0.4286, 0.75〉. Since, Dmax > 0.5,
slope compensation is required for a stable operation.
5.4.1 Required Compensation Slope
Using (5.9), the critical value of compensation slope M3cr required for the inner loop
to be stable at Dmax = 0.75 is
M3cr =
VO
L
Dmax − 0.5
Dmax
=
12
254 × 10−6
0.75 − 0.5
0.75
= 15.748A/ms. (5.40)
But, for the inner loop to operate at Dmax = 0.75 with a stability margin of PM =
60◦, the compensation slope M3 should be greater than M3cr. As shown in Sec-
tion 5.2.1, the minimum value of required compensation slope to have a specified
value of PM is
M3min = M3cr + M3PM , (5.41)
where
M3PM =
VO
L
tanPM
πDmax
4
√
1 + tan2 PM
. (5.42)
Therefore, at PM = 60◦,
M3PM =
12
254 × 10−6
tan 60◦
π0.75
4
√
1 + tan2 60◦
= 24.557A/ms. (5.43)
Thus, the total minimum compensation slope required to have a phase margin of 60◦
at Dmax = 0.75 is obtained as
M3min = M3cr + M3PM = 15.748 + 24.557 = 40.305A/ms. (5.44)
The amplitude of the compensation ramp with the required minimum slope is
IA =
M3min
fs
=
40.305 × 103
100 × 103 = 0.403 A. (5.45)
Table 5.1 shows the compensation slope and ramp amplitude required to obtain spec-
ified values of PM at Dmax = 0.75.
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Table 5.1: Minimum compensation slope M3min and amplitude of the compensation
ramp to obtain Dmax = 0.75 at given values of PM .
PM (◦) M3PM (A/ms) M3min (A/ms) IA (A)
60◦ 24.557 40.305 0.40305
45◦ 16.861 32.609 0.32609
30◦ 10.773 26.521 0.26521
0◦ 0 15.748 0.15748
5.4.2 Required Control Current
The control current required to obtain the whole duty cycle range at each slope
compensation given in Table 5.1 can be calculated using (5.33) in Section 5.3.1. The
resultant control current values along with duty cycle values and corresponding input
voltage values are shown in Table 5.4.1. To have PM = 60◦, the range of control
current values required to obtain the required duty cycle range is ICS = 〈1.508, 1.561〉.
The range of control current required by the inner-current loop has to be known to
design the outer-voltage loop, since the outer-voltage loop supplies the control voltage
VCS = RsICS. This is also necessary for the proper selection of the sense resistor so
that the comparator will not saturate.
5.5 Simulation Results
The designed PWM dc-dc buck converter with slope compensation as shown in
Fig. 4.6 was simulated using Saber Sketch. A comparison of the theoretical values ob-
tained in Section 5.3.1 and the simulation results is shown in Fig. 5.6. The duty cycle
obtained by using the calculated values of ICS agreed with the values in Table 5.4.1.
The control voltage VCS = RsICS, compensating ramp vA, sensed inductor current
RsiL, and MOSFET gate-to-source voltage VGS waveforms obtained for PM = 60
◦
using the values given in Table 5.4.1 are shown in Figs. 5.7-5.8. Figs. 5.9-5.10 show
the corresponding waveforms at PM = 45◦. Waveforms for PM = 30◦ and 0◦ are
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Table 5.2: Minimum compensation slope M3min and control current to obtain Dmax =
0.75 at given values of PM and duty cycle D.
PM (◦) M3min (A/ms) D VI (V) ICS (A)
60◦ 40.305
0.43 28 1.508
0.45 26.67 1.511
0.5 24 1.52
0.55 21.82 1.528
0.6 20 1.536
0.65 18.46 1.545
0.7 17.14 1.553
0.75 16 1.561
45◦ 32.609
0.43 28 1.475
0.45 26.67 1.477
0.5 24 1.481
0.55 21.82 1.486
0.6 20 1.49
0.65 18.46 1.495
0.7 17.14 1.499
0.75 16 1.504
30◦ 26.521
0.43 28 1.449
0.45 26.67 1.449
0.5 24 1.451
0.55 21.82 1.452
0.6 20 1.454
0.65 18.46 1.455
0.7 17.14 1.457
0.75 16 1.458
0◦ 15.748
0.43 28 1.402
0.45 26.67 1.401
0.5 24 1.397
0.55 21.82 1.393
0.6 20 1.389
0.65 18.46 1.385
0.7 17.14 1.381
0.75 16 1.377
shown in Figs. 5.11-5.12 and Figs. 5.13-5.14, respectively.
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Figure 5.6: Comparison of theoretical and Saber simulation results.
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(a)
(b)
Figure 5.7: Control voltage VCS, compensating ramp vA, sensed inductor current RsiL,
and MOSFET gate-to-source voltage VGS waveforms obtained using Saber simulations
at PM = 60◦. (a) VI = 16 V and VCS = RsICS = 1.561 V. (b) VI = 20 V and
VCN = RsICS = 1.536 V.
76
(a)
(b)
Figure 5.8: Control voltage VCS, compensating ramp vA, sensed inductor current RsiL,
and MOSFET gate-to-source voltage VGS waveforms obtained using Saber simulations
at PM = 60◦. (a) VI = 24 V and VCS = RsICS = 1.52 V. (b) VI = 28 V and
VCN = RsICS = 1.508 V.
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(a)
(b)
Figure 5.9: Control voltage VCS, compensating ramp vA, sensed inductor current RsiL,
and MOSFET gate-to-source voltage VGS waveforms obtained using Saber simulations
at PM = 45◦. (a) VI = 16 V and VCS = RsICS = 1.504 V. (b) VI = 20 V and
VCN = RsICS = 1.549 V.
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(a)
(b)
Figure 5.10: Control voltage VCS, compensating ramp vA, sensed inductor current
RsiL, and MOSFET gate-to-source voltage VGS waveforms obtained using Saber sim-
ulations at PM = 45◦. (a) VI = 24 V and VCS = RsICS = 1.481 V. (b) VI = 28 V
and VCN = RsICS = 1.475 V.
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(a)
(b)
Figure 5.11: Control voltage VCS, compensating ramp vA, sensed inductor current
RsiL, and MOSFET gate-to-source voltage VGS waveforms obtained using Saber sim-
ulations at PM = 30◦. (a) VI = 16 V and VCS = RsICS = 1.458 V. (b) VI = 20 V
and VCN = RsICS = 1.454 V.
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(a)
(b)
Figure 5.12: Control voltage VCS, compensating ramp vA, sensed inductor current
RsiL, and MOSFET gate-to-source voltage VGS waveforms obtained using Saber sim-
ulations at PM = 30◦. (a) VI = 24 V and VCS = RsICS = 1.451 V. (b) VI = 28 V
and VCN = RsICS = 1.449 V.
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(a)
(b)
Figure 5.13: Control voltage VCS, compensating ramp vA, sensed inductor current
RsiL, and MOSFET gate-to-source voltage VGS waveforms obtained using Saber sim-
ulations at PM = 0◦. (a) VI = 16 V and VCS = RsICS = 1.377 V. (b) VI = 20 V and
VCN = RsICS = 1.389 V.
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(a)
(b)
Figure 5.14: Control voltage VCS, compensating ramp vA, sensed inductor current
RsiL, and MOSFET gate-to-source voltage VGS waveforms obtained using Saber sim-
ulations at PM = 0◦. (a) VI = 24 V and VCS = RsICS = 1.397 V. (b) VI = 28 V and
VCN = RsICS = 1.402 V.
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6 Dynamic Behavior of the Inner-Current Loop of
Peak Current-Mode Controlled PWM DC-DC
Buck Converter
In this chapter, the buck converter power stage transfer functions in the critical
path of peak current-mode control will be derived. Also, the dynamic behavior of the
inner-current loop of peak current-mode controlled PWM dc-dc buck will be analysed.
Finally, the control-to-output transfer function of the inner loop will be derived. This
transfer function is necessary for the compensator design in the outer loop as it is
plant transfer function for the outer loop.
6.1 Small-Signal Model of Buck Converter
An open-loop PWM dc-dc buck converter is shown in Fig. 6.1(a). The circuit com-
ponents are: switching components S1 and D1, passive components L and C, and the
load resistance RL. Let vI = VI + vi be the total input voltage, vO = VO + vo be the
total output voltage, dT = D + d be the total duty cycle , and iL = IL + il be the
inductor current, where VI , VO, D, and IL are the dc components and vi, vo, d, and
il are the ac components, respectively. Let io be the small signal component of the
load current.
The small-signal model of the PWM dc-dc buck converter [17] using energy con-
servation approach is shown in Fig. 6.1(b). In the figure, rC is the capacitor equivalent
series resistance (ESR) and the resistance r = DrDS + (1−D)RF + rL, where rDS is
the on-resistance of the MOSFET, RF is the diode forward resistance, and rL is the
inductor ESR. From the figure, it is seen that there are three input quantities that
would affect the inductor current in the converter: (a) duty cycle, (b) input voltage,
and (c) output current. This section analyzes the dynamic behavior of a dc-dc PWM
buck converter operating in CCM in response to perturbations in the duty cycle.
The small-signal model to derive duty cycle-to-inductor current and duty ratio-to-
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Figure 6.1: Open-loop PWM dc-dc buck converter. (a) Circuit. (b) Small-signal
model.
output voltage transfer functions shown in Fig. 6.2(a) is obtained by reducing input
voltage and output current to zero in the small signal model of the buck converter
shown in Fig. 6.1(b). The small-signal models for wide-frequency (WF), low-frequency
(LF), and high-frequency (HF) ranges are shown is Figs. 6.2(a), 6.2(b), and 6.2(c),
respectively.
6.2 Duty Ratio-to-Inductor Current Transfer Function of
Buck Converter
In this section, the duty cycle-to-inductor current transfer function, including para-
sitics and MOSFET delay, of a buck converter in CCM is derived and illustrated using
MatLab simulations. The wide-frequency and high-frequency transfer functions are
derived and illustrated using MatLab simulations. The obtained results are verified
using experimental results.
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Figure 6.2: Small-signal model of a buck converter to derive duty cycle-to-inductor
current and duty cycle-to-output voltage transfer functions.
6.2.1 Wide-Frequency Transfer Function
A wide-frequency small-signal model is shown in Fig. 6.2(a). From the figure,
il(s) =
VId(s)
Z1(s) + Z2(s)
, (6.1)
where
Z1(s) = r + sL (6.2)
and
Z2 = RL||
(
1
sC
+ rC
)
=
RL(1 + sCrC)
1 + sC(RL + rC)
. (6.3)
Thus, the wide-frequency duty cycle-to-inductor current transfer function is obtained
as
Tpi(s) =
il(s)
d(s)
∣
∣
∣
∣
vi=io=0
=
VI
Z1(s) + Z2(s)
=
VI
r + sL + RL(1+sCrC)
1+sC(RL+rC)
= Tpix
s + ωzi
s2 + 2ξω0s + ω20
, (6.4)
where
Tpix =
VI
L
, ωzi =
1
C(RL + rC)
, ω0 =
√
RL + r
LC(RL + rC)
,
86
and ξ =
C[RLrC + rCr + RLr] + L
2
√
LC(RL + rC)(RL + r)
. (6.5)
Including the MOSFET delay [41],
Td(s) = e
−std ≈ −
s − 2
td
s + 2
td
, (6.6)
the duty ratio-to-inductor current transfer function becomes
Tpid(s) = Tpi(s)Td(s) = −Tpix
s + ωzi
s2 + 2ξω0s + ω
2
0
s − 2
td
s + 2
td
. (6.7)
6.2.2 Low-Frequency Transfer Function
At dc and low frequencies, i.e., for 0 ≤ f ≤ fzi, the small-signal model of the buck con-
verter in Fig. 6.2(a) reduces to the small-signal model shown in Fig. 6.2(b). Therefore,
at low frequencies, il(s) =
VId(s)
RL+r
. Thus, the duty ratio-to-inductor current transfer
function reduces to
TpiLF (s) =
il(s)
d(s)
∣
∣
∣
∣
vi=io=0
=
VI
RL + r
, (6.8)
which indicates the power stage is resistive at dc and low frequencies. Also, Z2LF (s) =
RL.
6.2.3 High-Frequency Transfer Function
At high frequencies, i.e., for f0 ≤ f ≤ fs/2, the small-signal model of the buck
converter in Fig. 6.2(a) reduces to the small-signal model shown in Fig. 6.2(c). From
Fig. 6.2(c), at high frequencies il(s) =
VId(s)
sL
. Therefore, at high frequencies, the duty
cycle-to-inductor current transfer function is
TpiHF (s) =
il(s)
d(s)
∣
∣
∣
∣
vi=io=0
=
VI
sL
= Tpix
1
s
, (6.9)
which indicates that, the power stage with current-mode control can be modeled as
an inductor at high frequencies.
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Table 6.1: Corner frequencies and dc gains of Tpi(s) at given values of input voltage.
VI (V) fzi (Hz) f0 (kHz) Tpio (dBA)
16
222.48
1.1879 3.841
23.33 1.1853 7.156
35 1.183 10.707
6.2.4 Simulation Results
The selected design had the following parameters: VI = 16 V ≤ VI ≤ 35 V, VO = 7 V,
IO = 0.7 A, L = 254 µH, rL = 36 mΩ, C = 68 µF, rC = 520 mΩ, RL = 10 Ω,
rDS = 0.4 Ω, RF = 0.1 Ω, VF = 0.7 Ω, and fs = 100 kHz. The MOSFET delay is
assumed as td = 0.55 µs.
Bode plots illustrating the duty cycle-to-inductor current transfer function at given
values of input voltage are shown in Figs. 6.3 and 6.4. The magnitude plots at
wide-frequency range and high-frequency range are shown in Fig. 6.3(a) and (b),
respectively. Fig. 6.4 depicts a comparison of the phase plots in high-frequency range,
wide-frequency range without delay, and wide-frequency range with delay. The wide-
frequency transfer function is a low pass filter transfer function with one zero and two
complex conjugate poles. The corner frequencies of the zero fzi as well as the complex
poles f0 and the dc gain Tpio at given values of input voltage is shown in Table 6.1.
The high-frequency transfer function is an integrator function. This indicates that the
power stage behaves as an inductor at high frequencies. The WF Bode plots without
delay converges to the HF Bode plots at high frequencies. As seen from Fig. 6.4, the
MOSFET delay component introduces additional phase at high frequencies.
6.2.5 Experimental Results
The buck converter circuit shown in Fig. 6.1(a) was set up with switching components
IRF530 power MOSFET and MUR820 power diode. IR2110 was used to drive the
high-side MOSFET. The passive component values and the parasitic values were
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Figure 6.3: Magnitude plots of duty cycle-to-inductor current transfer function at
given input voltages. (a) Wide-frequency plots. (b) High-frequency plots.
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Figure 6.4: Phase plots of duty cycle-to-inductor current transfer function.
measured to be the same as given in section 6.2.4. A duty cycle modulator gain of
20 log(1/4) = −12 dB was introduced by LM357N op-amp used as the comparator
with a reference ramp of 4 V. The MOSFET exhibited a delay of td = 0.55 µs.
The Bode plots of duty cycle-to-inductor current transfer function were measured
using Hewlett-Packard 4194A Impedance/Gain-Phase Analyzer and Pearson model
411 wide-bandwidth current probe. The probe frequency response was measured using
a simple resistive load of RL = 1 Ω and the same dc current as in the buck converter
design I = 0.7 A. The effect of the probe frequency response on the measured Tpi
response was compensated using the compensation function of the 4194A analyzer.
Fig. 6.5 shows the experimental Bode plots of the duty cycle-to-inductor current
transfer function at given input voltage values. A gain of 12 dB must be added to
the magnitude response to account for the duty cycle modulator gain. The resultant
Bode plots are almost identical to the WF Bode plots with delay shown in Figs. 6.3(a)
and 6.4.
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(a) VI = 16 V
(b) VI = 23.33 V
(c) VI = 35 V
Figure 6.5: Experimental Bode plots of duty cycle-to-inductor current transfer func-
tion from Hewlett-Packard 4194A Impedance/Gain-Phase Analyzer.
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6.3 Duty Ratio-to-Output Voltage Transfer Function of Buck
Converter
The duty cycle-to-output voltage transfer function of a dc-dc PWM buck converter
in CCM, including parasitics and MOSFET delay, is derived in this section.
6.3.1 Transfer Function
From Fig. 2(a),
vo = ilZ2. (6.10)
Therefore, the duty cycle-to-output voltage transfer function is
Tp(s) =
vo(s)
d(s)
∣
∣
∣
∣
vi=io=0
=
VIZ2
Z1 + Z2
= Tpx
s + ωz
s2 + 2ξω0s + ω20
, (6.11)
where
Tpx =
VIRLrC
L(RL + rC)
and ωz =
1
CrC
. (6.12)
Including the MOSFET delay as given in (6.6), the duty ratio-to-output voltage
transfer function becomes
Tpd(s) = Tp(s)Td(s) = −Tpx
s + ωz
s2 + 2ξω0s + ω
2
0
s − 2
td
s + 2
td
. (6.13)
6.3.2 Simulation Results
Fig. 6.6 shows the Bode plots of the duty cycle-to-output voltage transfer function
for the selected buck converter design at selected values of input voltage. Here also,
the plots indicate that the transfer function is a low-pass filter function with one zero.
The frequency of the zero is higher than that of the poles. Again, the MOSFET delay
introduces additional phase at high frequencies. Table 6.2 shows the corner frequenies
and the dc gain corresponding to the input frequencies.
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Figure 6.6: Bode plots of duty cycle-to-output voltage transfer function at given input
voltages. (a) Magnitude. (b) Phase.
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Table 6.2: Corner frequencies and dc gains of Tp(s) at given values of input voltage.
VI (V) fz (kHz) f0 (kHz) Tpo (dBV)
16
4.501
1.1879 23.841
23.33 1.1853 27.156
35 1.183 30.707
6.3.3 Experimental Results
Fig. 6.7 shows the experimental Bode plots of the duty cycle-to-output voltage transfer
function at specified input voltages obtained using Hewlett-Packard 4194A Gain-
Phase Analyzer. A gain of 12 dB must be added to the responses to account for
the duty cycle modulator gain. The resultant plots agree with the Bode plots with
MOSFET delay shown in Fig. 6.6.
6.4 Block Diagram of Current-Mode Controlled Converters
with Inner-Current Loop only
A block diagram to model the inner-current loop of peak current-mode controlled dc-
dc boost converter presented in [28] is shown in Fig. 6.8(a). Let vc and ve be the small-
signal components of the control-voltage supplied by the outer loop and the error
voltage, respectively. Also, Tms(s) =
d(s)
ve(s)
is the modulator transfer function, Tpi(s) =
il(s)
d(s)
is the power stage duty cycle-to-inductor current transfer function, Tp(s) =
vo(s)
d(s)
is the power stage duty cycle-to-output voltage transfer function, Ti(s) =
Rsil(s)
vc(s)
is the
loop gain of the inner loop, Ticl(s) =
d(s)
vc(s)
is the closed-loop control voltage-to-duty
cycle transfer function, and Tco(s) =
vo(s)
vc(s)
is the control-to-output transfer function.
The control-to-output transfer function is necessary for the outer-voltage loop design
as it is the plant transfer function for the outer loop.
While this block diagram can be adopted for any peak current-mode controlled
non-isolated PWM dc-dc converters, it requires the power stage transfer functions
and modulator transfer function to obtain the control-to-output transfer function.
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(a) VI = 16 V
(b) VI = 23.33 V
(c) VI = 35 V
Figure 6.7: Experimental Bode plots of duty cycle-to-output voltage transfer function
from Hewlett-Packard 4194A Impedance/Gain-Phase Analyzer.
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Figure 6.8: Block diagrams to determine control-to-output transfer function.
For a peak current-mode controlled buck converter, as iL = iO, a short cut to ob-
tain the control-to-output transfer function is to use the block diagram presented
in Fig. 6.8(b). In this case, the power stage transfer functions are not required.
The control-to-output transfer function is dependent only on converter independent
transfer function Hicl(s) and the load Z2(s). Hicl(s) =
il(s)
vc(s)
is the closed-loop con-
trol voltage-to-inductor current transfer function and Z2(s) =
vo(s)
il(s)
is the inductor
current-to-output transfer function.
6.5 Closed-Loop Control-to-Inductor Current Transfer
Function
The closed-loop control voltage-to-inductor current transfer function of the inner-
current loop in s-domain for any PWM converter was derived in Section 2.6.3. The
closed-loop gain was obtained as
Hicl(s) =
il(s)
vc(s)
=
1
Rs
ω2h
s2 + 2ξhωhs + ω
2
h
, (6.14)
where the angular corner frequency and damping coefficient, respectively, are
ωh = πfs and ξh =
π
4
1 − a
1 + a
. (6.15)
As seen from (6.14), the closed-loop gain is dependent on the switching frequency
and perturbation ratio. But, the inner closed-loop gain is independent of the con-
96
Table 6.3: Cross-over frequencies and phase margins of Ti(s) at given values of input
voltage.
VI (V) D a =
D
1−D
fci/fs PM (
◦)
16 0.487 0.95 0.4997 2.5
23 0.333 0.5 0.4663 29.3
35 0.23 0.289 0.4155 46.4
verter topology. Experimental results to validate the modeling were presented in
Section 2.6.4.
6.6 Loop Gain of the Inner-Current Loop
Loop gain of the inner-current loop is necessary to analyze the relative stability of
the loop. In Section 3, a general expression for loop gain was derived as
Ti(s) ≈
π2f 2s
s(s + π
2
2
1−a
1+a
fs)
=
ω2h
s(s + ωsh)
, (6.16)
where
ωsh = 2ξhωh =
π2
2
1 − a
1 + a
fs. (6.17)
Equation (6.16) shows that the expression for loop gain of the inner-current loop
is converter independent. It is only dependent on the switching frequency and the
perturbation ratio. It is a second-order function with two poles, including the one at
the origin.
6.6.1 Simulation Results
Fig. 6.9 shows the Bode plots of the loop gain with a = 0.29, 0.5, and 0.95 at
fs = 100 kHz. The corresponding cross-over frequencies and phase margins are shown
in Table 6.3. As the value of a increases, the cross-over frequency fci increases and
the phase margin PM decreases. It is desirable to have low values of perturbation
ratio a to have a high margin of stability.
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Figure 6.9: Bode plots of loop gain Ti(s) of the inner-current loop at given values of
a. (a) Magnitude. (b) Phase.
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6.7 Error Voltage-to-Duty Cycle Transfer Function of PCM
Controlled Buck Converter
The modulator transfer function or the error voltage-to-duty cycle transfer function
of the inner loop is obtained as
Tms(s) =
Ti(s)
RsTpi(s)
=
ω2
h
s(s+ωsh)
RsTpix
s+ωzi
s2+2ξω0s+ω20
=
ω2h
RsTpix
s2 + 2ξω0s + ω
2
0
s(s + ωsh)(s + ωzi)
. (6.18)
Fig. 6.10 illustrates the Bode plots of the modulator transfer function.
6.8 Control Voltage-to-Duty Cycle Transfer Function of PCM
Controlled Buck Converter
The control voltage-to-duty cycle transfer function Ticl can be obtained as
Ticl(s) =
Tms(s)
1 + Ti(s)
=
ω2h
RsTpix
s2+2ξω0s+ω20
s(s+ωsh)(s+ωzi)
1 +
ω2
h
s(s+ωsh)
=
ω2h
RsTpix
s2 + 2ξω0s + ω
2
0
(s + ωzi)(s2 + ωshs + ω2h)
. (6.19)
Fig. 6.11 illustrates the Bode plots of the control voltage-to-duty cycle transfer func-
tion at specified values of VI and a.
6.9 Control-to-Output Transfer Function of PCM Controlled
Buck Converter
Control-to-output transfer function Tco(s) =
vo(s)
vc(s)
is the plant transfer function for
the outer-voltage loop in a peak current-mode controlled PWM dc-dc converters. In
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Figure 6.10: Bode plots of error voltage-to-duty cycle Tms(s) transfer function at
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Figure 6.11: Bode plots of control voltage-to-duty cycle transfer function Ticl(s) at
given values of a. (a) Magnitude. (b) Phase.
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this section, the control-to-output transfer function of the inner loop of peak current-
mode controlled buck converter will be derived. This transfer function is required to
design the compensator in the outer-voltage loop.
6.9.1 Using the Existing Block Diagram
From Fig. 8(a), the control-to-output voltage transfer function is
Tco(s) =
vo(s)
vc(s)
=
d(s)
vc(s)
vo(s)
d(s)
= Ticl(s)Tp(s) =
Ti(s)
RsTpi(s)
1 + Ti(s)
Tp(s)
=
Ti(s)
1 + Ti(s)
Tpd(s)
RsTpid(s)
=
ω2h
RsTpix
s2 + 2ξω0s + ω
2
0
(s + ωzi)(s2 + ωshs + ω
2
h)
× Tpx
s + ωz
s2 + 2ξω0s + ω
2
0
, (6.20)
which results in
Tco(s) =
RLrCω
2
h
Rs(RL + rC)
s + ωz
(s2 + ωshs + ω2h)(s + ωzi)
. (6.21)
6.9.2 Using the Proposed Block Diagram
From Fig. 8(b), the control-to-output voltage transfer function is obtained as
Tco(s) =
vo(s)
vc(s)
=
il(s)
vc(s)
vo(s)
il(s)
= Hicl(s)Z2(s), (6.22)
where Hicl(s) is given by (6.14) and Z2(s) is given by (6.3). Therefore, the control-
to-output transfer function is obtained as
Tco(s) =
RLrCω
2
h
Rs(RL + rC)
s + ωz
(s2 + ωshs + ω
2
h)(s + ωzi)
. (6.23)
6.9.3 Simulation Results
Bode plots illustrating control-to-output transfer function at specified values of VI
and a are depicted in Fig. 6.12.The corresponding values of dc gain Tco(0), the zero-
crossing frequency fzc, and the phase at zero-crossing frequency φTco(fzc), which are
required to design the controller for the outer loop, are shown in Table 6.4.
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Figure 6.12: Bode plots of control-to-output transfer function Tco(s) at given values
of a. (a) Magnitude. (b) Phase.
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Table 6.4: Cross-over frequencies and phase values of Tco(s) at given values of input
voltage.
VI (V) D a =
D
1−D
fzc/fs φTco(fzc) (
◦) Tco(0) dB
16 0.487 0.95
2.5
55.57
2023 0.333 0.5 57 29.3
35 0.23 0.289 58 46.4
6.9.4 Experimental Results
The Bode plots of control-to-output transfer function of the inner-current loop of the
buck converter given in Section 2.6.4 were measured using Hewlett-Packard 4194A
Impedance/Gain-Phase Analyzer. Figs. 6.13(c), 6.13(b), and 6.13(a) show the resul-
tant Bode plots for a = 0.29, a = 0.5, and a = 0.95, respectively. The experimen-
tal Bode plots show excellent agreement with the theoretical Bode plots shown in
Fig. 6.12.
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(a) VI = 16 V
(b) VI = 23.33 V
(c) VI = 35 V
Figure 6.13: Experimental Bode plots of control voltage-to-output voltage transfer
function from Hewlett-Packard 4194A Impedance/Gain-Phase Analyzer.
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7 Conclusions
7.1 Summary
The principle of operation of peak current-mode controlled PWM dc-dc converters
operating in CCM has been explained. Stability of the inner-current loop has been
explained using perturbation theory. Using the inner-current loop dynamics, the
relationship between the small-signal control voltage and inductor current waveforms
has been obtained in the z-domain. Using sample-and-hold modeling of the inner-
current loop and modified Padé approximation, the closed-loop control voltage-to-
inductor current transfer function has been derived in s-domain. The expression for
closed-loop transfer function is independent of converter topology. Assuming a simple
closed-loop structure with negetive feedback, a general expression for the loop gain
of peak current-mode controlled PWM dc-dc converters, independent of converter
topology, has been derived. Experimental results have been presented to validate the
model. From the Bode plots, the gain margin GM = ∞. An expression for phase
margin PM in terms of perturbation ratio a has been derived using modified Padé
approximation. It is desired to have low values of a to have a reasonable margin of
stability.
For peak current-mode controlled converters without slope compensation, expres-
sions of control current ICN required to provide the specified duty cycle D for buck,
boost, and buck boost converters have been derived. The relative stability of the inner
loop has been analyzed. Contrary to the common belief, it was seen that slope com-
pensation has to be employed even for D < 0.5, in order to have a reasonable margin
of stability. Saber simulation results and experimental results have been presented to
validate the theory.
For peak current-mode controlled converters with slope compensation, the expres-
sions for required slope compensation to be marginally stable M3cr as well as to have
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a specified margin of stability M3min at a given Dmax have been derived. It was seen
that M3min = M3cr + M3PM , where M3PM is a function of PM . Also, expressions for
the maximum value of duty cycle that can be obtained at a given slope compensation
to be marginally stable Dlim and to have a specified stability margin Dmax have been
derived. Dmax < Dlim by a factor of DPM , which is a function of PM . Expression
for required control current at a given M3, Dmax, and PM has been derived. Saber
simulation results have been presented to validate the theory.
The dynamic behavior inner-loop has been analyzed. The power stage transfer
functions Tp(s) =
vo(s)
d(s)
and Tpi(s) =
il(s)
d(s)
are critical path transfer functions for
peak current-mode controlled operation. These transfer functions have been derived
for PWM dc-dc buck converter. Also, it is common belief that the power stage
reduces to a current source in current-mode controlled systems. A comparison of
high-frequency and wide-frequency transfer functions showed that, while this is true at
high-frequencies, it does not represent the dynamic behavior of the power stage for the
entire frequency range. Experimental results agreed with the wide-frequency transfer
functions. Relevant inner-loop transfer functions have been derived. A reduced block
diagram has been proposed to obtain the control-to-output transfer function of peak
current-mode controlled PWM dc-dc buck converter in CCM. This transfer function
is the plant transfer function for the outer-voltage loop and is required for the outer
loop is design. The control-to-output transfer function has been derived and has been
validated using experimental results.
7.2 Contributions
The contributions of this dissertation are:
• General expression for loop gain Ti(s) of the inner-current loop of peak current-
mode controlled PWM dc-dc converters was derived using modified Padé ap-
proximation.
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• For peak current-mode controlled converters without slope compensation:
– Relationship between relative stability of the inner loop in terms of phase
margin and duty cycle.
– Expression for the control current ICN required by the current loop.
• For peak current-mode controlled converters with slope compensation:
– Expression for critical value of compensation slope M3cr required to obtain
the given maximum duty cycle Dmax for a marginally stable loop.
– Expression for limiting value of duty cycle Dlim that can be obtained at a
given slope compensation M3 for a marginally stable loop.
– Expression for minimum value of compensation slope M3min required at a
given maximum duty cycle Dmax and phase margin PM .
– Expression for maximum duty cycle Dmax that can be obtained at a given
slope compensation M3 and phase margin PM .
– Expression for control current ICS required by the inner-current loop.
• Derivation of power stage transfer functions Tpi(s) and Tp(s) in the critical path
of peak current-mode controlled PWM dc-dc buck converter.
• Block diagram to represent the inner loop of peak current-mode controlled
PWM dc-dc buck converter.
• Control-to-output transfer function Tco(s) for peak current-mode controlled
PWM dc-dc buck converter.
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